Abstract-In this paper, we will discuss an integer-N frequency synthesizer operated at 10 GHz around the MB-OFDM UWB system 5th band group with only 1.5 V supply voltage which owns a varying frequency ranging from 9.29 GHz to 10.9 GHz and delivers −5.9 dBm output power. A single NMOS cross-coupled-pairs forms the core circuit of the voltage-controlled oscillator and delivers a −97 dBc/Hz phase noise at 1 MHz from the carrier signal. The frequency settling time is about 25 µs and the whole circuit power consumption is 23.55 mW.
INTRODUCTION
In a MB-OFDM UWB system, the extremely wide frequency band is divided into five band groups while the 5th group divided into two frequency bands [1] . Since frequency synthesizers designed at such a high frequency 10 GHz are not popular yet, and a synthesizer that can operates from 3.1 GHz ∼ 10.6 GHz needs not only more control signals than usual but also raising the circuit implementation complexity, we will try to prove that the highest band is possibly realizable by using the conventional PLL architecture.
In this paper, a synthesizer shown in Fig. 1 with a varying frequency ranging from 9.5 GHz ∼ 10.6 GHz is designed, and a fully programmable multi-modulus frequency divider (FPMMFD) [2] scales down the oscillating frequency to meet the target we set. 
10 GHZ VCO
Instead of using complementary cross-coupled pairs as usual, we adopt a single NMOS couple pair for the voltage controlled oscillator as shown in Fig. 2 . In this work and consequently outputs, two differential signals which can effectively alleviate the common-mode noise coupled from the substrate. A NMOS coupled circuit, which is free from the upper operating region limits, that bothers a lot under the cascading condition. As long as well adjusting the size of NMOS can we obtain a greater output waveform.
We get rid of the traditional single-in single-out inductor often used in NMOS-only voltage controlled oscillator, and choose a center-tapped structure as shown in Fig. 3 [3] in behalf of high Q value and improvement in economizing the circuit area.
The most common choices of frequency dividers in frequency synthesizer are phase-switching circuit and programmable pulse-swallow counter; however these two architectures have lower flexibility. So in this design we adopt the fully programmable multi-modulus frequency divider (FPMMFD) which is not only easy to be implemented, but can also effectively reduces the possibility of dividing error since that the delay time of every stage only related to next stage compared with other divider architecture. Figure 4 shows a fully programmable multi-modulus divider that consists of 7 asynchronously cascaded dual modulus divide-by-2/3 dividers [4, 5] is put to use in order to achieve both high-speed frequency division and moderate power consumption. The first two stages assumed to operate at high frequency. Therefore, both two circuits are realized in a differential source coupled logic (SCL) and the others are accomplished as digital devices. We can vary the total division N by changing the input level of each block's control bit (B 0 , B 1 , B 2 . . .) that are brought out from the register which will be introduced in next section, and the programmable dividing ratio is:
This divider structure provides high flexibility and the simple logic of the AND/OR gates assures that the modulus signals of the last stages are produced first and given to the next stage. Thus the delay time in the critical path, the feedback of the first stage, is minimized.
REGISTER
Owing to the great number of input signals a frequency synthesizer has, if we design a pad for every single input control signal and output signal, the chip size will be enlarged. A register composed of seven cascaded D-type flip flops is shown in Fig. 5 due to seven control signals a single FPMMFD needs. The control signals are input from the node named Data, and by the clock ticking, the frequency divider can be accurately loaded. The register not only prevents long metal lines in layout which will lead to serious parasitic effects, it also scales the chip size down by reducing the pad numbers from seven to two. Figure 6 is the tuning range of the VCO which owns the varying range between 9.29 GHz and 10.9 GHz. Fig. 7 is the output signal through the buffer of a 10 GHz VCO and can be clearly distinguished that the output peak-to-peak voltage is about 1000 mV, and Fig. 8 also shows the output power spectrum, and the simulated result is −5.79 dBm at 10 GHz. Phase noise is −97 dBc/Hz at 1 MHz offset from the carrier signal. The settling voltage and time simulation results are shown in Fig. 10 and Fig. 11 separately. In the figures we can find out that the settling voltage falls at 1 V at about 25 us and the oscillating frequency will maintain at 10 GHz. Comparison between this work and the references are list in Tab. 1 and the corresponding chip layout of this study is shown in Fig. 12 
SIMULATION RESULTS

CONCLUSIONS
In this paper, an integer-N frequency synthesizer operated at 10 GHz around the MB-OFDM UWB system 5th band group with only 1.5 V supply voltage which owns a varying frequency ranging from 9.29 GHz to 10.9 GHz and delivers −5.9 dBm output power is shown. With a −97 dBc/Hz phase noise and 25 us settling time, we improve the traditional architecture can operates at high frequency such as 10 GHz under well EM simulations.
